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Digital waveform generator (DWG)
Delta The Naval Research Laboratory (NRL) has developed and built a prototype UHF Digital Waveform Generator (DWG) based on the Delta-Sigma (Δ-Σ) algorithm, which allows arbitrary waveform generation. It provides predicted low phase and spurious noise. Much of the design uses field programmable gate arrays (FPGAs) for single-bit digital waveform generation. Four filter topologies were initially considered, including cascade, hybrid, parallel, and transposed. The cascade and parallel forms were eliminated because they imposed a heavy computational burden on the system. After analyzing the transposed topology, quantization error in higher-order filters led to the selection of the hybrid form of the digital filter because it performed well. A 12 th order hybrid filter was selected and implemented using FPGAs. The NRL development demonstrates that a simple-to-code single-bit Δ-Σ DWG can cost-effectively provide the same resolution as a 16-bit or greater digital-to-analog converter (DAC) DWG. These results provide the promise of low-cost diverse waveform generation capability in future high-performance Navy radar systems. DELTA-SIGMA UHF DIGITAL WAVEFORM GENERATOR
INTRODUCTION
The Naval Research Laboratory (NRL) has developed and built a prototype Digital Waveform Generator (DWG) in the ultra-high-frequency (UHF) range. The objective of this project was to develop, test, document, and deliver a preproduction-ready high-performance prototype DWG. This prototype uses Delta-Sigma (Δ-Σ) modulation techniques, which permit arbitrary and accurate waveform generation, to meet the demanding and diverse waveform requirements of future radar applications, including linear-FM (LFM) and continuous wave (CW) signals. This DWG also allows for the generation of waveforms at other frequencies by upconversion or downconversion. The work described here is based on some of the earlier work of Scholnik [1] on Δ-Σ topology and Harrell [2] on single-bit digital signal synthesizers. Some of the efforts on this project were previously reported in Reference 3.
The development of this DWG concept was relatively simple and required only minimal computing effort. It provides predicted low phase and spurious noise. Much of the design uses field programmable gate arrays (FPGAs) for single-bit digital waveform generation. Four filter topologies were initially considered, including cascade, hybrid, parallel, and transposed. However, the cascade and parallel forms were eliminated because they imposed a heavy computational burden on the system. Following analysis of the transposed topology, quantization error in higher-order filters lead to the selection of the hybrid form because it provides the best performance. A 12 th order hybrid filter was selected and implemented using FPGAs. FPGAs are rapidly improving with embedded multipliers, more memory availability within the chip architecture, and greater ease of use. Utilizing this advancing technology, NRL coded a FPGA to generate a single-bit Δ-Σ waveform.
The NRL development demonstrates that a simple-to-code single-bit Δ-Σ DWG can provide the same resolution as a 16-bit or greater digital-to-analog converter (DAC) DWG. Based on the results of the effort described here, this technology shows the promise of providing the diverse waveform and improved accuracy requirements of future high-performance Navy radar applications with reduced complexity at relatively low cost.
DELTA-SIGMA ALGORITHM
The Δ-Σ filter algorithm or Δ-Σ modulator is used to generate a single-bit waveform from the digital input data with a CW center frequency between 406 and 450 MHz, both with and without a 4-MHz bandwidth LFM, with a nominal pulsewidth of 10 µs and an available filter bandwidth of 50 MHz. Initially, four different Δ-Σ digital filter topologies were considered: (1) cascade; (2) hybrid; (3) parallel; and (4) transposed. The order M of a Δ-Σ modulator is indicated by the number of feedback loops. The cascade and parallel forms allow for a growing critical path in proportion to increasing filter order. They are thus computationally more intensive and challenging for the FPGA hardware and were therefore eliminated from further consideration. Only the transposed and hybrid forms were considered here in order to achieve the intended ≥ 90 dB dynamic range for CW signals.
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The basic operation of the Δ-Σ modulator in encoding waveforms can be understood more intuitively by demonstration [4] . A simple, first-order modulator is shown in Fig. 1 . The output of the comparator, V(z), is also the output of the loop, which is full-scale ±1 V. At the summation, either +1 V or −1 V is added to the input voltage. The result is the input to the Δ-Σ digital filter. The digital filter can implement the filter equation using the two fundamental arithmetic operations, multiplication and addition (or accumulation). If the output of the digital filter, Y(z), is greater than 0 V, V(z) becomes +1 V; if it is less than 0 V, V(z) becomes −1 V. A no-change condition, however, causes the modulated signal to remain at the same ±1 V state of the previous sample. Each operation occurs once during each clock cycle. The output of the loop, either +1 V or −1 V, will be saved in a single-bit data file as either a 1 or 0, respectively. Then the digital single-bit data series is converted to an analog signal by using a high-speed single-bit DAC. In general, first-and second-order modulators are stable, but stability must be considered in higher-order units. 
Delta-Sigma Filter Topologies
Both transposed and hybrid Δ-Σ approaches were considered as described in the next two sections of this report. The approaches included a comparison of transposed filters of various orders. The transposed filter quantization error in higher-order (e.g., M = 8) filters was considered and hybrid filters of various orders were compared.
Transposed Form
The transposed filter has a short critical path of two full additions and one multiply. It thus has the advantage of a short critical path and an efficient finite-impulse response (FIR) implementation. It is, however, extremely sensitive to coefficient quantization accuracy. Transposed filters were analyzed for three orders (M = 2, 4, 8). In particular, the sensitivity of quantization error vs signal-to-noise ratio (SNR) was investigated and is addressed below. th coefficients of the filter, X(n) is the input signal at the n th discrete value of z for n = 1,…,N, and V(n) is the output of the Δ-Σ filter at the n th discrete value of z. In particular,
A typical transposed Δ-Σ digital filter for M = 4 is shown in Fig. 2 . The associated transposed-filter coefficients for M = 2, 4, 8, as shown in Table 1 , were computed using the MatLab Δ-Σ coefficientgenerator subroutine. The Δ-Σ digital filter provides noise shaping within the filter bandwidth. The CW spectra of the transposed filter outputs are shown in Fig. 3 for (a) M = 2, (b) M = 4, and (c) M = 8. On observing Fig. 3 , it can be seen that as the filter order increases the SNR increases within the filter bandwidth, which is 50 MHz in this example. However, with higher-order filters such as M = 8, coefficient quantization decreases the SNR within the filter bandwidth. 
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To show that SNR reduction in a higher-order filter is sensitive to coefficient quantization, b 1 = 3.7978 for the filter spectra of Fig. 3(c) for M = 8, as shown again for comparison in Fig. 4(a) , is changed to b 1 = 3.7976 with the resulting spectra shown in Fig. 4(b) . On comparing Figs. 4(a) and 4(b), it can be observed that this filter is extremely sensitive to coefficient quantization for higher-order filters. In this example, the sidelobe levels increase by at least 20 dB. The Δ-Σ hybrid filter, which has the same critical path as the transposed filter, is considered in the following section. 
Hybrid Form
The hybrid filter has the same short critical path as the transposed filter with two full additions and one multiply. It thus also has the advantage of a short critical path, but poles on the unit circle reduce the multiply count. However, the zeros may be sensitive to coefficient quantization accuracy. The impact of hybrid filters is determined and analyzed for M = 2, 4, 8, 12, 16. The equations for the M th order hybrid Δ-Σ filter are given by
where a M and b M are the M th coefficients of the filter, X(n) is the input signal at the n th discrete value of z for n = 1,…,N, and V(n) is the output of the Δ-Σ filter at the n th discrete value of z. In particular,
A typical hybrid Δ-Σ digital filter for M = 4 is shown in Fig. 5 . The associated hybrid filter coefficients for M = 2, 8, 12, 16, as shown in Table 2 , were computed using the MatLab Δ-Σ coefficientgenerator subroutine. The CW spectra of the hybrid Δ-Σ filter outputs are shown in Figure 6 indicates that the dynamic range of the signal increases with filter order. However, with the use of higher-order filters such as with M = 16, coefficient quantization reduces the SNR to an unacceptable level. It should be noted that the 93 dB SNR shown in Fig. 6(c) is comparable to a 16-bit or greater conventional DAC DWG. These figures also show the spectrum of a CW signal at 425 MHz with more than 90 dB desirable dynamic range using a Δ-Σ hybrid filter for M = 12. Based on these simulated filter outputs, the hybrid digital filter with M = 12 is chosen to generate UHF waveforms in the range of 406 to 450 MHz.
SYSTEM HARDWARE DESCRIPTION
The DWG is designed to take advantage of current technology advances in digital circuitry including the use of FPGAs. An FPGA system provides a flexible programmable computer-logic environment in which to generate waveforms using Δ-Σ modulation techniques. The general system diagram is shown in Fig. 7 . This section describes the high-level functionality of the UHF DWG in implementing Δ-Σ techniques.
A MatLab code was used to generate the digital waveform at the UHF frequency range of 406 to 450 MHz with an oversampling frequency of 2488 MHz. Typical waveform parameters include: (1) a UHF frequency of 425 MHz; (2) a bandwidth of 4 MHz; (3) a pulsewidth of 10 µs; and (4) a pulse repetition interval (PRI) of 0.1 to 10 kHz. This digital waveform code is loaded onto BlockRAM memory contained in the FPGA chip. The waveform is then filtered using a Δ-Σ algorithm. The output of this filter is a single-bit Δ-Σ waveform. The serial output of the single-bit waveform is converted from a single-bit to a 20-bit parallel format and is loaded in a selected BlockRAM memory location to be read out to the synchronizer. The functionality of these FPGAs is shown in Fig. 8 . 
SIMULATION
Initial simulation of the Δ-Σ algorithm is conducted in a MatLab environment. Following successive MatLab runs, the desired filter characteristics are programmed into the FPGA environment.
MatLab Simulation
The procedure for accomplishing the MatLab simulation is: (1) generate the coefficients for the chosen filter using the MatLab Δ-Σ coefficient-generator subroutine; (2) of 10 μs; and (4) output a single-bit Δ-Σ waveform from the Δ-Σ filter. For a Δ-Σ hybrid filter of M = 12, the time-domain modular outputs and the resulting spectra from a CW signal and a 4-MHz bandwidth LFM, both with nominal pulsewidth of 10 μs, are shown in Figs. 9 and 10. The spectra are generated as 20 log 10 of the fast Fourier transform (FFT) of the time-domain outputs. After analyzing these figures, one can conclude that the CW signal at the filter frequency range of 406 to 450 MHz could produce an output with more than a 90 dB dynamic range. In the case of LFM, about a 46 dB dynamic range is expected because of the accumulation of energy loss due to the 4-MHz bandwidth of the signal. As expected, the spectrum is not well constrained in frequency beyond the 50-MHz band-limited bandwidth.
FPGA Simulation
A similar procedure provides a simulation in the FPGA environment. The spectra resulting from a CW signal and a 4 MHz bandwidth LFM using a Δ-Σ hybrid filter for M = 12, both with nominal pulsewidth of 10 μs, are shown in Fig. 11 . On comparing Figs. 9, 10, and 11, it can be concluded that similar filter output dynamic ranges are attainable in the FPGA environment.
HARDWARE IMPLEMENTATION
Data generated using the Δ-Σ algorithm were loaded into the NRL UHF Δ-Σ waveform generator via an Agilent pattern generator as well as by means of a Virtex-II Pro-P7 FPGA development board. Waveforms produced by the hardware implementation were nearly as high in quality as the spectra of the waveforms shown in Fig. 11 . In the FPGA environment, the Xilinx Rocket I/O architecture technology was chosen to sample a single-bit Δ-Σ output at a data rate of 2.5 Gbps.
SUMMARY AND CONCLUSIONS
The Naval Research Laboratory has developed and built a prototype UHF Digital Waveform Generator based on the Delta-Sigma algorithm, which allows arbitrary waveform generation. The development of this DWG concept was relatively simple and required only minimal computing effort. It provides predicted low phase and spurious noise. Much of the design uses field programmable gate arrays for single-bit digital waveform generation. Four filter topologies were initially considered, including cascade, hybrid, parallel, and transposed. However, the cascade and parallel forms were eliminated because they imposed a heavy computational burden on the system. After analyzing the transposed topology, quantization error in higher-order filters led to the selection of the hybrid form of the digital filter because it performed well. A 12 th -order hybrid filter was selected and implemented using FPGAs. The NRL development demonstrates that a simple-to-code single-bit Δ-Σ DWG can provide the same resolution as a 16-bit or greater digital-to-analog converter DWG. Based on the results of the efforts described here, this technology shows the promise of providing the diverse waveform requirements of future high-performance Navy radar applications at relatively low cost.
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